Thanks melone for your post.
I thought that open drain outputs formed an AND function, and the inactive state is low. May be at an internal transistor level, it is an AND but at the board level, it makes sense that it is an OR (only one reset line needs to be active for the system to reset).
I was told that an open drain CMOS requires a passive pullup resistor at the output pin. But what happens when the ouput is active low? Isn't it sinking current from the pullup and inefficiently consumes power?
