Hello to everybody.
I would like to ask to the foro a question regarding RESET.
I know that in a computer, when you introduce a reset signal, the normal required confirmation time is about 500ms but my question is what would happen with a equipment based in FPGAs when you introduce a reset...