A quick sanity check, because my brain is turning to mush:
Is there any problem with using two cascaded N-MOSFETs as a sort of "AND" logic, low-side cutoff for an LDO regulator? I am planning to cascade them in the ground path of the LDO. There are two conditions (batt voltage good, mode...